Introduction
The year 1985 has been fertile for FASTBUS developments in Europe. The lay-out of several data acquisition and processing systems in FASTBUS has taken shape, for example those of the four experiments at the Large Electron Positron collider (LEP). Others, such as the UA-2 collaboration have adopted FASTBUS for the upgrade of the front end electronics, and the data acquisition and trigger system of the experiment. FASTBUS systems have become operational in the experiments NA-31 and UA-1, and successfully started taking data.
al of at All these implementations are or will be operationat CERN. At DESY in Hamburg, West Germany, the use FASTBUS is being considered for future experiments HERA, the Hadron-Electron Ring Accelerator.
The ESONE Advanced System Study Group (ASSG) has met once this year, to discuss amendments and errata in the FASTBUS specification. The publication of the specification as an ESONE document has been prepared but awaits final agreement on the above mentioned points.
At CERN regular meetings have been organized between representatives from experiments and support groups to discuss and agree on common designs and practices, wherever possible, both for the hardware and the software.
A well attended and fruitful FASTBUS software workshop has been organized at CERN. The presentations summarized nicely software activities in the US and Europe, and gave rise to many constructive discussions. As Further FASTBUS equipment is Loreseen for the hadron calorimeter and muon detectors, the inner tracking chamber, the minivertex detector and others.
A simplified version of the data acquisition system is shown in Fig. 3 
L3
This experiment will have a moderate amount of FASTBUS equipment in the front-end electronics. The major part is the muon detector read-out system, for which the LRS 1800 system is envisaged to digitize drift times. The equipment will be housed in =15 crates. The data acquisition system however, is fully based on FASTBUS, the global architecture is shown in Fig. 4 .
As for all LEP experiments the system is again modular and has a hierarchical structure for triggering and data filtering. The combination of Block Mover (BM) and GPM (Gerneral Purpose M'aster) performs event building, both as "Local" (subdetector) and "Main" (central crate) event builder. Dual Slave Memories (DSM) are used in spy-mode at the subdetector crate level, as circular buffers at the central crate and partitioned buffers for the "level 2" trigger results. As "level 2" trigger processor the XOP (Expandable On line Processor)6) is foreseen and 3081/E as "level 3" processors. In Fig. 4 , the F682C is a XOP to FASTBUS interface and the MMB is a Multi-port Multi-event Buffer. The latter unit has eight fast independent event buffers (2 k x 16) per port (front panel ECL inputs) and is organized as circular FIFO.
The estimated total number of crates in the experiment L3 is more than 30.
OPAL
The amount of FASTBUS equipment which is planned in OPAL is at present limited. In the front-end electronics approximately 20 crates of ADCs in FASTBUS are planned. A "track trigger" system is expected to occupy a further 8 crates.
CAMAC and a special in-house standard7) will be used for most of the front-end electronics. The central data acquisition system is completely based on VME, of which the description falls outside the context of this paper. A number of smaller FASTBUS systems are in operation or in preparation. Firstly, there is the FASTBUS system in the experiment NA-318). During the CERN SPS fixed target running period from April to August 1985, the full FASTBUS data acquisition system for this experiment on CP-violation was commissioned. The system consists of three FASTBUS crate segments and one FASTBUS cable segment, and has more than 50 individual FASTBUS modules of 17 different types. During a full three-week data-taking cycle, 80 Gigabytes of data were obtained through FASTBUS. The system, which takes data into a VAX 11/750 either directly through a CFI or indirectly through a Block Mover and a 168E subsystem, performed reliably during this period. Few major changes are envisaged for the run in 1986, although a second FASTBUS cable segment will probably be installed.
Then there is a small FASTBUS system, which has become operational in UA-19).
It uses LRS, type 1892 TDCs, for reading out the microvertex detector in this experiment. A FASTBUS to VME interfacel°) has been designed for this application.
A major FASTBUS system is in preparation for the UA-2 experiment. The UA2 detector is presently being upgraded to prepare for higher luminosity running in Fall 1987. A new multi-level trigger is required and the instrumentation of the detector is being improved.
The increased data flow and the need for embedded processors imposes a large burden on the data acquisition system, currently based in CAMAC/REMUS. A FASTBUS architecture will be used for the new system. This system will consist of -12 FASTBUS 
